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A Novel Open-loop Frequency Estimation Method
for Single-Phase Grid Synchronization under
Distorted Conditions
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Abstract—In this paper, a new open-loop architecture with good
dynamic performance and strong harmonic rejection capability
is proposed for single-phase grid synchronization under distorted
conditions. Different from previous single-phase grid synchroniza-
tion algorithms based on the phase locked loop (PLL) technique,
the proposed method is to estimate the frequency and phase angle
of the grid voltage in an open-loop manner so that fast dynamic
response and enhanced system stability can be achieved. Firstly,
an open-loop frequency estimation algorithm is introduced under
ideal grid condition. Then, it is extended to distorted grid voltages
through the combination of the developed frequency estimation
unit and a pre-filtering stage consisting of a second-order low-
pass filter and a cascaded delayed signal cancellation (DSC)
module. In addition, a transient process smoothing (TPS) unit is
designed to achieve smooth frequency transients in cases where
the grid voltage experiences fast and large changes. The working
principle of the new frequency estimation algorithm and the
developed single-phase grid synchronization approach is given
in detail, together with some simulation and experiment results
for verifying their performance.
Keywords—Grid synchronization, phase locked loop (PLL), fre-
quency estimation, delayed signal cancellation (DSC), transient
process smoothing (TPS).
I. INTRODUCTION
Single-phase inverters are widely used as grid side convert-
ers that convert the power from the dc-bus and properly inject
this power to the grid, with which the injected current has
to be synchronized. In addition, the integration of renewable
energy sources into the power grid has to follow modern grid
codes [1]-[3], which requires an injection of high quality power
in the normal operation mode. That is, the grid-tied inverter
should be able to inject synhcronized grid currents of high
power quality. Furthermore, the fault ride through capability
by the grid side converter is becoming necessary, even in
small single-phase systems, as it is observed in recent work
in Japan [4] and the Italian technical rules issued in 2012
[5]. Therefore, the grid-connected converter should achieve an
accurate and fast response to inject synchronized grid currents
of high power quality and also provide voltage and frequency
support immediately when a grid fault occurs.
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Consequently, the grid synchronization method for single-
phase inverters should be enhanced to meet these stringent
but essential requirements. In the literature, a large number of
single-phase grid synchronization techniques have been pro-
posed. Discrete Fourier transform [6], zero-crossing detection
[7], Kalman filtering [8], least-squares estimation algorithm
[9], artificial neural network [10], adaptive notch filter [11],
complex-vector filter [12], and phase-locked loop (PLL) [13]-
[25] are some of them. Among these reported grid synchro-
nization approaches, PLLs have become the most widely used
solutions.
The power-based PLL (pPLL) [13], enhanced PLL (EPLL)
[14], and the orthogonal signal generator (OSG) based PLL
(OSG-PLL) which can be implemented by combining pPLL
and different OSGs [15]-[18], are among the most popular
single-phase PLLs. A low-pass filter is needed to reject the
twice grid frequency oscillations in pPLL, thus leading to a
slow dynamic response. Compared with pPLL, EPLL provides
a faster response because it exhibits no twice grid frequency
fluctuations in the steady state, and therefore can get rid of the
low-pass filter. Similarly, there is no need to insert a low-pass
filter in OSG-PLLs because of the involved OSG. However,
the presence of low-order harmonics introduces ripples into the
estimated parameters of both EPLL and OSG-PLLs. According
to [19], the standard PLL is a type-2 control system because
of the use of the proportional-integral (PI) controller as loop
filter. With lower bandwidth design, an enhanced harmonic
rejection capability can be achieved, but at the expense of a
slower response speed.
Recently, some advanced PLLs with pre/in-loop filtering
stage have been reported for distorted grid voltages. With
the notch filter, moving average filter (MAF), delayed signal
cancellation (DSC) block or multi-harmonic decoupling cell
(MHDC), the harmonic rejection performance of resulting
PLLs can be significantly improved [20]-[23]. However, the
pre/in-loop filter has great influence on both the response
speed and system stability. It has been pointed out in [24]
that the open-loop bandwidth of PLL must be sufficiently
lower than the minimum frequency of disturbances rejected
by the filtering stage to avoid possible interactions between
the filtering stage and the PLL loop. As a result, the settling
time generally cannot be less than two fundamental grid cycles
when considering distorted conditions. Such a long settling
time may not be acceptable in some applications, such as
grid-connected distributed generation systems and fault ride
through. Another drawback of the PLL technique is that the
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phase angle and frequency are estimated within a single loop
which causes large frequency transient during phase jumps
[25]. The effect of this undesired frequency swing is also
reflected back on the phase estimation and, hence, causes delay
in the process of grid synchronization [25].
The literature survey shows that traditional PLLs require
proper tuning for tracking the grid voltage dynamics and
for rejecting the negative effects caused by grid disturbances
and harmonics. A low bandwidth has to be chosen for the
purpose of harmonic rejection at the expense of a slower
dynamic response. Moreover, there are interdependent loops
and, therefore, each loop influences others at the same time.
Consequently, the tuning of the controller parameters is more
sensitive, thus reducing the stability margins.
In light of the above issues, this paper presents a novel
single-phase grid synchronization algorithm which can achieve
fast and accurate synchronization performance under several
grid voltage disturbances and also when the measured grid
voltage contains odd harmonics and dc offset. Different from
previous PLLs, the proposed method is to estimate the fre-
quency and phase angle of the grid voltage in an open-loop
manner so that fast dynamic response and enhanced system
stability can be achieved. It firstly estimates the frequency
of the grid voltage instead of the phase angle in this work.
Then, the phase angle is calculated based on the estimated
frequency. Similar to existing PLLs for distorted grid voltages,
the harmonic rejection capability is achieved by using a pre-
filtering stage consisting of a second-order low-pass filter and
a cascaded delayed signal cancellation (CDSC) module in this
study. In addition, a transient process smoothing (TPS) unit is
designed to achieve smooth frequency transients in cases where
the grid voltage experiences fast and large changes. As an
open-loop setup, the proposed grid synchronization approach
can significantly improve the dynamic response, avoid system
instability issues, and reduce the design complexity compared
with conventional closed-loop PLLs.
II. PROPOSED FREQUENCY ESTIMATION
ALGORITHM UNDER IDEAL GRID CONDITION
In this section, the basic concept of the proposed fre-
quency estimation method is firstly introduced under ideal
grid condition, and, then, its design considerations are briefly
given. Finally, the developed frequency estimation method is
compared with a widely used frequency locked loop (FLL).
A. Basic Concept of the Proposed Frequency Estimation
Method Under Ideal Grid Condition
In an ideal single-phase grid condition (pure sinusoidal
voltages), the frequency of the grid voltage can be estimated
fast and accurately in an open-loop way.
To illustrate the principle of the proposed frequency estima-
tion method, the single-phase grid voltage vα(t) is assumed to
be
vα(t) = Vp sin(ω1t) (1)
where Vp and ω1 represent the amplitude and the angular fre-
quency, respectively, of the grid voltage. Firstly, two fictitious
signals va1(t) and va2(t) are derived from the sampled grid
voltage signal vα(t) as
va1(t) = va(t− T1) = Vp sin(ω1t− ω1T1)
va2(t) = va(t− 2T1) = Vp sin(ω1t− 2ω1T1)
(2)
where T1 is a constant delay time. For digital implementation
of (2), va1(t) and va2(t) are obtained by delaying the sampled
grid voltage signal vα(t) with a fixed time T1 and 2T1, re-
spectively. In order to implement the frequency measurement,





= v2α(t− T1)− vα(t)vα(t− 2T1)
= V 2p sin
2(ω1t− ω1T1)− V 2p sin(ω1t) sin(ω1t− 2ω1T1)
= V 2p sin
2(ω1t− ω1T1)
− V 2p sin(ω1t)[sin(ω1t− ω1T1) cos(ω1T1)
− cos(ω1t− ω1T1) sin(ω1T1)]
= V 2p sin(ω1t) cos(ω1t− ω1T1) sin(ω1T1)
− V 2p sin(ω1t− ω1T1) cos(ω1t) sin(ω1T1)
= V 2p sin(ω1T1)[sin(ω1t) cos(ω1t− ω1T1)
− cos(ω1t) sin(ω1t− ω1T1)]
= V 2p sin
2(ω1T1)
(3)
Obviously, the resulting signal M1 does not contain any
oscillating components, and is a pure dc term which is a
function of the amplitude and frequency of the measured
grid voltage. In addition, it is worth mentioning that (3)
is obtained by rigorous mathematical deduction without any
approximation so that the accuracy of M1 is independent of
the sampling frequency.
Technically speaking, the grid frequency can be easily
achieved from (3) if the voltage amplitude Vp has been
obtained. However, it is not easy to estimate the voltage
amplitude fast and accurately in practice. As a consequence,
we try to implement the required frequency measurement while
avoiding the voltage amplitude estimation. To achieve this
goal, another intermediate signal M2 is obtained by replacing
T1 in (2) and (3) with another constant variable T2 (T2 > T1)
as
vb1(t) = va(t− T2) = Vp sin(ω1t− ω1T2)




= V 2p sin
2(ω1t− ω1T2)− V 2p sin(ω1t) sin(ω1t− 2ω1T2)
= V 2p sin
2(ω1T2)
(4)
It follows from (3) and (4) that the voltage amplitudes in
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Fig. 1. Proposed frequency estimation method under ideal grid condition.
As a result, the obtained signal m is independent of the
voltage amplitude, and is a function of only the grid frequency
f . It means that the grid frequency can be directly solved
from (5). Considering the common trigonometric function
sin(2ω1T1) = 2 sin(ω1T1) cos(ω1T1), the delayed time con-
stant T2 is set to 2T1 so that the angular frequency ω1 and the








As analyzed above, there are different time delays during the
generation processes of M1 and M2, which are associated with
the magnitude of the input grid voltage as shown in (3) and (4).
Consequently, when the input grid voltage experiences magni-
tude variations, M2/M1 may have large transients because M1
settles to the new steady-state value before M2. To deal with
this issue, M ′1 = M1(t − T2 + T1) is used instead of M1 for
calculating the grid frequency. Note that this modification has
no impact on the steady-state frequency estimation. Finally,
the overall structure of the developed frequency estimation
algorithm can be derived as shown in Fig. 1.
B. Design Considerations of the Proposed Frequency Estima-
tion Method
It is clear from the above-mentioned analysis that two
parameters T1 and T2 should be selected during the design
of the proposed frequency estimation method. Considering the
possible high-frequency random noise vx(t) in the sampled
grid voltage signal as
∼
















+ 2VP sin(ω1t− ω1T1)Vx(t− T1)− Vx(t)Vx(t− 2T1)
− VP sin(ω1t− 2ω1T1)Vx(t)− VP sin(ω1t)Vx(t− 2T1)
= V 2p sin
2(ω1T1) + vn1(t)
(7)
The physical quantities with superscript ∼ in this paper
indicate the existence of random noise. In (7)
|vn1(t)|
= |v2x(t− T1) + 2VP sin(ω1t− ω1T1)vx(t− T1)
− vx(t)vx(t− 2T1)− VP sin(ω1t− 2ω1T1)vx(t)
− VP sin(ω1t)vx(t− 2T1)|
≤ |v2x(t− T1)|+ |2VP sin(ω1t− ω1T1)vx(t− T1)|
+ |vx(t)vx(t− 2T1)|+ |VP sin(ω1t− 2ω1T1)vx(t)|
+ |VP sin(ω1t)vx(t− 2T1)|
≤ |V 2xmax|+ 2|VpVxmax|+ |V 2xmax|+ |VpVxmax|+ |VpVxmax|
= 2|V 2xmax|+ 4|VpVxmax|
(8)
where Vxmax is the possible maximal noise level. The ratio k1
of the noise vn1(t) to the dc term V 2p sin











Similarly, the ratio k2 of the noise vn2(t) to the dc term
V 2p sin











Note that, with the decrease of T1 and T2, k1 and k2 increase
significantly, which means weak noise rejection capability. In
this study, T1 and T2 are set to be above 2 ms for noise
rejection consideration. On the other hand, the response time
of the proposed frequency estimation method is 2T2 (T2 = T1).
Therefore, small T2 is preferred from the viewpoint of dynamic
response. In this paper, T1 and T2 are set to 2 ms and 4 ms,
respectively, for simply verifying the feasibility of the proposed
frequency estimation algorithm.
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Fig. 2. Comparison between the proposed frequency estimation method and SOGI-FLL. (a) 1 Hz frequency jump. (b) 10 degrees phase jump.
C. Comparison between the Proposed Frequency Estimation
Method and SOGI-FLL
As well known, PLLs synchronize with the phase of the
input signal, and hence, the accuracy and dynamic response of
its estimation under transient conditions are highly influenced
by phase angle jumps. On the contrary, FLL estimates the
frequency instead of the phase angle of the input signal, which
does not experience such sudden changes. As a consequence,
the FLL instead of the conventional PLL has been used in
some advanced synchronization structures. Here, the SOGI-
FLL discussed in [26] is used as a benchmark.
Unlike the proposed frequency estimation method which is
an open-loop algorithm, the SOGI-FLL in [26] is a closed-
loop feedback system, which requires elaborated tuning for
achieving satisfactory dynamic and steady-state performance.
The key parameters of the simulated SOGI-FLL are obtained
from [26]. Fig. 2 shows the comparison results between the
proposed frequency estimation method and the SOGI-FLL.
The outstanding advantage of the developed method over the
SOGI-FLL is its superior dynamic performance. In the case
of 1 Hz frequency jump, the proposed frequency estimation
method can provide very fast and smooth frequency estimation.
As for 10 degrees phase jump, a large frequency transient
is observed. It is because two different delay coefficients
(T2 = 2T1) are used for producing signals M1 and M2 in the
presented frequency estimation method. To best use the fast
characteristic of the introduced frequency estimation method
while not suffering from large frequency transients during
phase angle jumps, an assisting strategy designed for obtaining
smooth frequency transients is presented in Section IV. More-
over, since the discussed frequency estimation approach has no
filtering capability, a proper pre-filtering solution for enhanced
harmonic rejection should be considered when applying it to
distorted grid condition.
III. EXTENSION OF THE PROPOSED FREQUENCY
ESTIMATION METHOD TO DISTORTED GRID
CONDITION
The direct application of the frequency estimation algorithm,
introduced in the previous section, may suffer from errors
in the estimated frequency, when considering distorted grid
condition. The main sources of error are the dc offset and some
dominant low-order odd harmonics in the sampled single-phase
grid voltage. Before introducing the selected filtering solution,
the impact of the dc offset and harmonics on the developed
frequency estimation algorithm is analyzed first. Substituting









Odc(t) = 2VpVdc[1− cos(ω1T1)] sin(ω1t− ω1T1)
On(t) = 2VnVdc[1− cos(nω1T1)] sin(nω1t− nω1T1)
+ 2VpVn sin(ω1t− ω1T1) sin(nω1t− nω1T1)
− VpVn[sin(ω1t) sin(nω1t− 2nω1T1)
+ sin(ω1t− 2ω1T1) sin(nω1t)]
(11)
where Vn is the amplitude of the nth harmonic and Vdc
represents the dc offset. As shown in (11), the nth harmonic
not only causes a dc error V 2n sin
2(nω1T1), but also gives rise
to oscillations On(t). In addition, the involved dc offset is
responsible for the line-frequency oscillations Odc(t) which
are difficult to be removed. Similarly, the other intermediate
signal M2 also suffers from such dc error and oscillations. As
a consequence, the proposed frequency estimation approach
introduces dc errors and oscillations in the estimated frequency
when considering distorted grid voltages.
The aforementioned oscillating components can be signif-
icantly rejected by using a low-pass filter with a very low
cut-off frequency at the expense of dynamic speed. However,
it is impossible to cancel out the induced dc errors with any
filtering solutions within/after the frequency estimation block.
Therefore, a pre-filtering stage must be used for removing the
dc offset and harmonics from the measured grid voltage before
sending it to the frequency estimation unit.
A. Pre-filtering Stage
This subsection is to introduce a simple yet effective pre-
filtering solution for removing the possible dc offset and low-
order odd harmonics in the sampled grid voltage. Similar
to [27], a general situation where the measured grid voltage
contains dc offset and odd harmonics is considered in this
paper.
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TABLE I. Magnitudes of H(jnω0) at several harmonic frequencies
nω0 0 ω0 3ω0 5ω0 7ω0 9ω0 11ω0 13ω0 15ω0
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Fig. 3. Proposed single-phase grid synchronization approach with both frequency and phase angle estimation units under distorted grid
voltages.
Given that the widely used second-order low-pass filter is
of strong rejection capability for high-frequency components, a
low-pass filter H(s) with center frequency tuned at the nominal
angular frequency ω0 (314 rad/s in this paper) is first imple-
mented for significantly attenuating high-order harmonics as
well as high-frequency noises, as shown below:
H(s) =
2µω0
s2 + 2µs+ ω20
(12)
where µ defines the gain factor, and is set to 242.5 for
achieving the fastest transient response according to [28].
Substituting s = jnω0 into (12), the magnitude and phase









, n = 0, 1, 3, 5, 7, 9 · · · · · · (13)
The magnitudes of H(s) at several harmonic frequencies
of interest are listed in Table I. It is obvious that the fine-
tuned low-pass filter H(s) can let pass the fundamental voltage
component while significantly attenuating high-order odd har-
monics. However, the dc offset and low-order odd harmonics
still remain in the output of H(s). According to [29], the DSC
technique can be employed for eliminating the specific-order
harmonic. Consequently, a cascaded DSC (CDSC) module
CDS3 is designed to deal with the negative influence of the
remaining dc offset and low-order odd harmonics (3rd, 5th,
7th and 9th) on the estimated frequency. For the purpose of
illustration, the input v′α(t) to the CDS3 module is assumed
to be
v′α(t) = V1 sin(ω1t) + V3 sin(3ω1t) + V5 sin(5ω1t)
+ V7 sin(7ω1t) + V9 sin(9ω1t) + Vdc
(14)
The first DSC operator DS1 with a delay of 16 of the
fundamental period Tf = 2πω1 is used to remove both the 3
rd















+ V51 sin(5ω1t+ ϕ51) + V71 sin(7ω1t+ ϕ71) + Vdc
(15)
The second DSC operator DS2 with a delay of 110 of the
fundamental period is adopted to eliminate the 5th harmonic.



















+ V72 sin(7ω1t+ ϕ72) + Vdc
(16)
Then, both the 7th harmonic and dc offset are removed



























= V ′′1 sin(ω1t− ϕ)
(17)
The total time delay introduced by the CDS3 module is
0.41Tf , i.e., 8.2 ms for a 50 Hz power grid. Thus, the dc
offset and the most significant low-order odd harmonics can
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be significantly rejected when the sampled grid voltage passes
through the low-pass filter H(s) and the CDSC module CDS3.
As a matter of fact, the real power grid may experience
frequency variations, but most cases involve only small fre-
quency variations, such as the ones less than 0.2 Hz in China.
Given that the designed CDS3 based on constant fundamental
frequency can still strongly reject the distortions of interest
under slightly varying frequency conditions, the fundamental
period Tf is assumed to be 50 Hz and remains constant in
this paper. In cases where the grid frequency undergoes large
deviations, Tf should be adjusted online according to the
estimated frequency by the frequency estimation stage.
B. Phase Angle Estimation
Since the phase angle of the grid voltage is essential for the
real-time control of grid-connected converters, the established
frequency estimation unit should be equipped with a phase
angle estimation unit as seen in Fig. 3. The estimated angular
frequency ω̂1 = 2πf is sent to the OSG module for generating
an orthogonal signal v′′β(t) with respect to v
′′
α(t) with the OSG
technique in [30] as
v′′β(t) =
v′′a(t) cos(ω̂1T1)− v′′a(t− T1)
sin(ω̂1T1)
(18)





). Because the pre-filtering stage introduces
extra phase delay on the fundamental voltage component, θ1
is not locked to the actual phase angle θ̂ of the fundamental
grid voltage. Hence, the difference θ2 between θ1 and θ̂ must
be compensated. Under the frequency locked condition, θ2 can
be calculated based on (13) and (17) as

















where δ1 is the phase delay arising from the employed low-
pass filter H(s) in (13) and ϕ is induced by the module CDS3
in (17). Therefore, the actual phase angle of the grid voltage
can be achieved as
θ̂ = θ1 + θ2 (20)
Although the use of the voltage magnitude is avoided
during the frequency measurement process in this work, the
magnitude of the grid voltage can be obtained if necessary










where V̂p represents the estimated magnitude of the grid
voltage.
10 Degrees Phase Jump 
10% Voltage Drop 
0.5 Hz Frequency Jump
27 ms
(Hz)
Fig. 4. Simulation results of the proposed frequency estimation
method with pre-filtering stage under different grid disturbances.
IV. TRANSIENT PROCESS SMOOTHING (TPS)
Fig. 4 depicts the simulation results of the proposed fre-
quency estimation method under different grid disturbances.
Note that, the proposed frequency estimation method used in
the following sections represents the one which is equipped
with the designed pre-filtering stage as shown in Fig. 3. As
shown in Fig. 4, the presented frequency estimation algorithm
has nearly the same settling times in spite of different types of
grid disturbances. This is because the settling times of the pre-
filtering stage and the frequency estimation stage are constant
and independent of grid disturbances. Compared with the 0.5
Hz frequency jump, both the 10 degrees phase jump and 10%
voltage drop cause larger frequency transients. As a matter of
fact, the voltage is more likely to vary than the frequency in a
real power grid. Furthermore, the allowable variation range of
the grid frequency is generally small in normal operation mode
such as 0.2 Hz in China, while the grid voltage may suffer from
the large and dramatic increase or decrease. Consequently,
voltage variations are more challenging for the developed
frequency estimation approach than frequency deviations. To
deal with this issue, a transient process smoothing (TPS) unit
is designed to achieve smooth frequency transients in cases
of fast and large voltage changes in this section, which is
illustrated below and in Fig. 5.
Step 1: Calculate the absolute error between the currently
estimated frequency f and the previous steady-state frequency
fs, |f − fs|.
Step 2: When |f−fs| > 0.1 Hz, Tt starts to increase. When
Tt < Tth (Tth = 5 ms), the previous steady-state frequency is
used as the output grid frequency fg at present.
Step 3: If |f − fs| > 0.5 Hz is met before Tt increases
to Tth, then let the output frequency fg be equal to the
previous steady-state frequency until a new steady state arrives;
otherwise fg is equal to f when Tt > Tth.
Step 4: After the the frequency estimation unit settles to a
new steady state, f is delivered to fg and Tt is reset to zero.
Meanwhile, the steady-state frequency fs is updated according
to f .
The simulation results of the proposed frequency estimation
method without and with the TPS unit are shown in Fig.
6. It is clear that the frequency estimation with TPS has
negligible frequency transients in response to either 10 degrees
phase jump or 10% voltage drop. Moreover, the TPS unit
only affects the transient processes, while not impacting the
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Estimated frequency under 10 degrees phase jump
f
Fig. 5. Principle of the proposed TPS unit.
s
10 Degrees Phase Jump
10% Voltage Drop 
0.5 Hz Frequency Jump
Estimated Frequency W/O TPS
Estimated Frequency W/ TPS
(Hz)
Fig. 6. Simulation results of the proposed frequency estimation
method w/o and w/ TPS.
steady-state performance. In the case of 0.5 Hz frequency
jump, the estimated frequency with TPS always overlaps
with that without TPS. This is because the small frequency
variation cannot induce fast and large changes of the estimated
frequency so that the TPS unit cannot be activated. Similarly,
the estimated frequency of the proposed method in response
to small and slow voltage variations also undergoes slow
changes so that the TPS would not take its role as in the case
of 0.5 Hz frequency jump. It matches well with the design
purpose that the TPS unit is mainly adopted for cases with
relatively fast and large voltage variations, which cause large
frequency overshoots or undershoots in both the proposed grid
synchronization approach and conventional PLLs. Finally, the
grid synchronization approach can be further improved with
the designed TPS unit as shown in Fig. 7.
V. SIMULATION RESULTS
The performance of the proposed single-phase grid synchro-
nization approach is firstly verified through simulation results.
For the purpose of comparison, the advanced PLLs, CDSC-
EPLL [22] and MHDC-PLL [23], are tested as well. These
three methods are tested under distorted voltages and under
other grid disturbances such as phase jump, voltage sag and
frequency variation. The MAF-PLL, which can be also used for
the accurate grid synchronization under distorted grid voltages,
is equivalent to CDSC-PLL under certain conditions [29],
and,therefore, is omitted here. The open-loop grid fundamental
and harmonic component decomposition method in [31] can be
used for single-phase grid synchronization as well. However,
to make it applicable in frequency varying cases, a PLL
must be used instead of the open-loop magnitude and phase
estimation unit for online adjusting the delay factors of the
involved CDSC blocks [31]. With such a modification, the
resulting method becomes a closed-loop system, and is similar
to the previous CDSC based PLLs from the view point of
concept. Hence, this paper did not compare this method with
the proposed one for brevity.
A. Frequency Variation
The performance of the proposed method for a frequency
step change of 0.5 Hz is compared with those of CDSC-EPLL
and MHDC-PLL in Fig. 8. It can be observed that the proposed
method shows a faster dynamic response than the CDSC-EPLL
and MHDC-PLL in terms of both the frequency and phase
angle estimations. It should be noted that the MHDC-PLL
presents some oscillations on both the estimated frequency
and phase angle due to the imperfect response of the discrete
implementation of the quarter-cycle delay block [23].
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Fig. 9. Simulation under 30% voltage sag.
B. Voltage Sag
Fig. 9 illustrates the performance of the developed method,
CDSC-EPLL and MHDC-PLL under the grid voltage sag of
0.3 p.u. In terms of the estimated frequency, the proposed
method shows relatively short and negligible transient, while
0.48 Hz and 2 Hz overshoots are present in CDSC-EPLL and
MHDC-PLL, respectively. Besides, CDSC-EPLL and MHDC-
PLL take more than two cycles to settle to a new steady
state. Although the proposed approach presents a larger phase
undershoot (4.8 degrees) than CDSC-EPLL and MHDC-PLL,
its phase error decreases below those of CDSC-EPLL and
MHDC-PLL rapidly and reduces to zero within 25 ms. It
should be mentioned that the estimated phase angle of the
proposed method takes a little more than one cycle to settle
to a new operating condition due to the time delay of the pre-
filtering stage, although the accurate frequency can be obtained
with nearly no delay.
C. Phase Angle Jump
Fig. 10 demonstrates the performance of these three syn-
chronization methods in response to a phase angle jump of
40 degrees. It can be noted that CDSC-EPLL and MHDC-
PLL take much longer time than the proposed method to settle
to a new operating state. The frequency overshoot and phase
angle undershoot are measured as 8 Hz and 15.7 degrees, and
9 Hz and 7.6 degrees with CDSC-EPLL and MHDC-PLL,
respectively. In comparison, the estimated frequency shows
no obvious variations, as well as the phase error exhibits
relatively small undershoot and becomes zero within 22 ms,
in the proposed approach.
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Fig. 10. Simulation under 40 degrees phase angle jump.
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Harmonics and DC Offset Added
Fig. 11. Simulation under distorted grid voltages.
D. Distorted Grid Voltages
Finally, the low-order harmonics (3% 3rd, 2% 5th, 2% 7th)
and dc offset (2%) are added to the voltage signal for evaluat-
ing the performance of the developed method, CDSC-EPLL
and MHDC-PLL under distorted conditions in Fig. 11. It
is clear that both the proposed technique and CDSC-EPLL
can provide accurate frequency and phase angle estimations
even after the low-order harmonics and dc offset are added.
However, obvious low-frequency oscillations can be seen on
the estimated frequency and phase angle of MHDC-PLL. It is
because the design of MHDC-PLL in [23] does not consider
the existence of dc offset in the measured grid voltage signal.
VI. EXPERIMENTAL RESULTS
Experiments of the proposed single-phase grid synchro-
nization method using a DSP chip (TMS30F28335) based
platform are performed to validate the former analysis. The
artificially produced grid voltage by using a programmable
signal generator is detected by an A/D sensing board. Then,
the sampled grid voltage is sent to the DSP chip, where the
proposed approach is implemented with C code, for frequency
and phase angle measurement. For the purpose of better
observation, the sampled grid voltage, estimated frequency,
and phase angle error are converted to analog signals for
display in the oscilloscope by using an external D/A circuit.
The initial amplitude of the grid voltage is set as the nominal
voltage (1 p.u.) and the frequency as 50 Hz. All the operations
are conducted at 10 kHz sampling frequency. Fig. 12 depicts
the corresponding synchronization signals estimated by the
developed method under several grid conditions: a) a frequency
step change of 0.5 Hz, b) 30% voltage sag, c) 40 degrees
phase angle jump, and d) distorted grid voltage with low-order
harmonics (3% 3rd, 2% 5th, 2% 7th) and dc offset (2%). As
shown in Fig. 12(a), the frequency can be estimated smoothly
and quickly with the proposed method for a small frequency
jump condition. In addition, the estimated frequency has
negligible transient process in both Fig. 12(b) and Fig. 12(c),
which is due to the developed TPS unit. It is worth noting
that the settling time of the developed grid synhcronization
method is less than 30 ms in all the experimental cases, while
it is seldom to be achieved in previous PLLs that can ensure
zero steady-state error under distorted conditions. Considering
the distorted grid voltage with significant harmonics and dc
offset, the proposed approach can still estimate the required
information without steady-state error and ripples as shown in
Fig. 12(d). Therefore, both the harmonic-rejection robustness
and fast dynamic response can be achieved by using the
proposed synchronization method. It can be also observed that
all the experimental results shown in Fig. 12 match well with
the simulation results in the last section, which further validate
the theoretical analysis mentioned above.
VII. CONCLUSIONS
In this paper, a novel open-loop frequency estimation al-
gorithm is firstly developed for the purpose of fast frequency
measurement. With the help of the proposed frequency esti-
mation algorithm, a single-phase grid synchronization method,
which can provide enhanced stability, fast dynamic perfor-
mance, and strong harmonics rejection capability, is then
introduced in this paper. In terms of the open-loop structure,
the presented grid synchronization approach suffers from no
stability issues. The rejection capability for the possible dc
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Fig. 12. Experimental results. (a) 0.5 Hz frequency jump. (b) 30% voltage sag. (c) 40 degrees phase jump. (d) Harmonics and dc offset added.
offset and harmonics is achieved by using a second-order
low-pass filter and a CDSC module in the presented grid
synchronization approach. The combination of the second-
order low-pass filter and the DSC technique is beneficial
for enhancing the harmonics rejection performance and also
simplifying the design of the pre-filtering stage. With the
designed pre-filtering stage, accurate grid synchronization per-
formance can be achieved even under distorted conditions.
Given that the estimated frequency would experience large
transients when the grid voltage undergoes large amplitude
and phase angle jumps, TPS is designed for obtaining smooth
frequency estimations in cases of relatively fast and large
voltage variations. The simulation and experimental results
demonstrate that the proposed grid synchronization algorithm
can provide faster and more accurate performance than CDSC-
PLL and MHDC-PLL, under several grid disturbances (e.g.,
voltage sag, phase jump) and under distorted grid voltages.
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